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Abstract— This work presents a piecewise model to predict 
electrical waveforms of SuperJunction Cascode Configurations 
(SJ-CCs) during hard-switching operation. This ultra-fast high- 
voltage switch is composed of a SuperJunction MOSFET (SJ-
FET) in Cascode Configuration (CC) with a Low-Voltage silicon 
MOSFET (LV-FET). SJ-CCs have been recently proposed as the 
first solution fully-based on silicon technologies that outperforms 
standalone SJ-FETs in high-frequency power converters. The 
model deeply explains its switching behaviour and it takes into 
account the most relevant parasitic elements and the strong non-
linearity of the SJ-FET capacitances. Moreover, the model is 
validated with experimental measurements in a 240W boost 
converter using a SJ-CC composed of discrete devices. 
Keywords—Cascode configuration,  hard-switching behaviour, 
model, silicon, SuperJunction MOSFET. 
I.  INTRODUCTION 
High-Voltage (HV) SuperJunction MOSFET (SJ-FET) in 
the range of 600 V is one of the most used switches due to the 
mature and low price of its silicon technology. However, 
ultimate SJ-FETs are close to their theoretical limit of current 
density capability [1] which, in its turn, implies a limit on 
lowering its parasitic capacitances. In order to overcome the 
switching limitation of silicon technology, a recent work [2] 
proposed the use of a SJ-FET in Cascode Configuration (SJ-CC) 
with a Low-Voltage silicon MOSFET (LV-FET). Fig. 1 shows 
the schematic circuit of the ideal SJ-CC. The superior efficiency 
achieved by the SJ-CC in comparison with the same SJ-FET in 
standalone configuration was justified and demonstrated by 
simulation and experimentation in [3]. Despite of this, there is a 
lack of deep switching behaviour analysis of the SJ-CC. 
The main purpose of this paper is to explain and to model the 
switching process of the SJ-CC during hard-switching operation. 
In order to achieve high accuracy, the developed model takes 
into account the main parasitic elements of the switch and the 
non-linearity of the SJ-FET capacitances. It should be noted that 
existing models for HV Wide Bandgap (WBG) transistors in 
Cascode Configuration (CC) with a LV-FET [4]-[6] do not 
provide an acceptable accuracy when a SJ-FET is used as HV 
switch. The causes are the contrasts between these WBG devices 
and the SJ-FETs. The main differences are the following: 
1) The SJ-CC requires a constant voltage connected 
beetween the gate of the SJ-FET and the source of the LV-FET 
due to the positive threshold voltage of this HV device (see Fig. 
1). 
2) The magnitude of the parasitic capacitors and their non-
linearity are more accentuated in a SJ-FET. Due to these facts 
the SJ-FET requires higher accuracy in the modeling. 
This paper is organized as follows. In section II, the basis 
operation principle of the SJ-CC and the general description of 
the model are presented. Section II also includes the deep 
analysis of the turn-on and turn-off transitions. The 
experimental validation of the model by the use of a 240W 
boost converter is done in Section III. Finally, some conclusions 
are outlined in section IV. 
II. SUPERJUNCTION CASCODE CONFIGURATION (SJ-CC) 
HARD-SWITCHING MODEL  
A. Basic Operation Principle 
The SJ-CC is composed of a SJ-FET as the HV switch driven 
by the constant voltage source VA, and a LV-FET (see Fig. 1). 
During the off-state, the SJ-FET blocks most of the voltage and 
 
Fig. 1. Schematic circuit of the ideal SJ-CC. 
 
LV-FET
SJ-FET
DSJ CC
GSJ CC
SSJCC
VA
the LV-FET blocks a voltage that is lower or equal to the 
avalanche voltage of its parasitic diode (VAV). This work 
assumes that this parasitic diode always achieves the avalanche 
state. The gate to source voltage of the LV-FET (vGSLV) is fixed 
by the output voltage of the driver (i.e. low-state) while the gate 
to source voltage of the SJ-FET (vGSHV) is the difference 
between VA and VAV. During the on-state, vGSLV is fixed by the 
output voltage of the driver (i.e. high-state) and vGSHV is equal 
to the difference between VA and the conduction voltage drop in 
the LV-FET (practically negligible). Hence, the channel of both 
MOSFETs conducts, being typically the 90% of the total on-
resistance provided by the SJ-FET. 
B. General Description of the Model 
 Fig. 2(a) shows the schematic circuit used to model the hard-
switching process of the SJ-CC. It includes the nomenclature of 
the elements involved, and voltage and current references. The 
SJ-FET and the LV-FET are modelled as ideal switches that 
have a parasitic diode (DSJ and DLV) and their parasitic 
capacitances between gate and source (CGSHV and CGSLV), drain 
and source (CDSHV and CDSLV), and drain and gate (CDGHV and 
CDGLV). In the case of the SJ-FET, CDSHV and CDGHV are strong 
non-linear versus the drain to source voltage. Therefore, these 
capacitances suffer variations of several orders of magnitude 
during both transitions. A simple way to model this 
phenomenon is to consider two different values of CDSHV and 
CDGHV [7]. If the drain to source voltage of the SJ-FET is below 
a certain value (i.e. a frontier value that is typically fixed 
between 30V and 60V), both capacitances present a value of nF 
(CDSHV1 and CDGHV1). On the other hand, if the voltage is above 
the frontier, these values are in the order of pF (CDSHV2 and 
CDGHV2). These parameters should be extracted from the 
datasheet of the SJ-FET. 
 With respect to the parasitic inductors, the model assesses 
the role of the inductor that appears between the source of the 
SJ-FET and the drain of the LV-FET (LPAR). It models the part 
of inductance introduced by the PCB and by the internal 
connection of the package of the each discrete MOSFET. As it 
will be detailed in sections II.C and II.D, the switching process 
hardly depends on this inductance. The parasitic inductors that 
exist in the drain connection of the SJ-FET, in the source 
connection of the LV-FET and in the gate connection of both 
MOSFETs are not included because they increase the 
complexity of the model. However, as will be demonstrated in 
section III, the accuracy provided by the model is high enough.  
 The LV-FET driver has been modelled as a PWM voltage 
source in series with a resistance (RGLV) which includes the 
driver output resistance, the external gate resistance and the 
internal gate resistance of the LV-FET. In the case of the SJ-
FET, there is a gate resistance (RGHV) which includes the 
internal gate resistance of the SJ-FET and a possible external 
gate resistance.  
 The freewheeling diode D has been modelled has a SiC 
Schotky diode. This implies that there is not reverse recovery 
effect caused by the elimination of the minority carriers during 
the reverse recovery state. Hence, the only contribution to its 
turn-off comes from the charge of its parasitic capacitance (CD). 
Due to this fact, this capacitance has been only taken into 
account during the turn-on of the SJ-CC. It is important to note 
that the effect of CD during the turn-off of the SJ-CC is 
negligible. 
 The current source ILOAD represents the current that flows 
through the inductive load. Always there is a certain amount of 
ripple current in the inductor of a converter. Therefore, the ILOAD 
value should be changed depending on the transition. VO 
represents the voltage that the SJ-CC must block during the off-
state (i.e. the output voltage of a boost converter or the input 
voltage of a buck converter).  
 Equations (1)-(5) are obtained when net analysis is applied 
to the schematic circuit shown in Fig. 2(a). In a similar way, 
(6)-(10) are obtained after applying nodal analysis. The 
proposed model divides each transition in different stages. Every 
stage ends when an event that changes the behaviour of the SJ-
CC occurs (i.e. a fully discharge of a parasitic capacitor, a 
change in the operation region of a MOSFET, etc.). In each 
stage, the standard equations shown below are particularized and 
solved numerically by MATLAB® due to the high complexity 
of the system. These particularizations will be described in next 
section. Moreover, at the end of each stage, the values of the 
voltages in the capacitors and the current through LPAR are saved 
and used as the initial conditions of next stage. TABLE I shows 
the initial conditions of the beginning of each transition. 
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Fig. 2. (a) Schematic circuit used to model the switching process of the SJ-CC. Equivalent circuits during the turn-on transition: (b) stage I. (c) stage II. (d) 
stage III. (e) stage IV. (f) stage V. 
 As was indicated before, the parasitic capacitor of the 
freewheeling diode is only relevant during the turn-on. Due to 
this, (11) and (12) should be applied in this transition:  
Fig. 2 also shows the equivalent circuit for each stage of the 
turn-on transition while the circuits for the turn-off can be found 
in Fig. 3. These stages will be introduced in sections II.C and 
II.D respectively. The components highlighted in grey represent 
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𝑣𝐶𝐷(𝑡) + 𝑣𝐷𝑆𝑆𝐽𝐶𝐶(𝑡) = 𝑉𝑜, (11)   
𝐼𝐿𝑂𝐴𝐷 + 𝐶𝐷 ·
𝜕𝑣𝐶𝐷(𝑡)
𝜕𝑡
= 𝑖𝐷𝑆𝐽𝐶𝐶(𝑡). 
(12)   
  
TABLE I: Initial conditions of the first stage of each transition. 
 Turn-On Turn-Off 
𝑣𝐺𝑆𝐿𝑉(0) 0 𝑉𝐷𝑅𝐼 
𝑣𝐷𝑆𝐿𝑉(0) 𝑉𝐴𝑉 0 
𝑣𝐷𝐺𝐿𝑉(0) 𝑉𝐴𝑉 −𝑉𝐷𝑅𝐼 
𝑣𝐺𝑆𝐻𝑉(0) 𝑉𝐴 − 𝑉𝐴𝑉 𝑉𝐴 
𝑣𝐷𝑆𝐻𝑉(0) 𝑉𝑂 − 𝑉𝐴𝑉 𝑅𝐷𝑆𝐻𝑉 · 𝐼𝐿𝑂𝐴𝐷  
𝑣𝐷𝐺𝐻𝑉(0) 𝑉𝑂 − 𝑉𝐴 𝑅𝐷𝑆𝐻𝑉 · 𝐼𝐿𝑂𝐴𝐷 − 𝑉𝐴 
𝑣𝐶𝐷(0) 0 𝑉𝑂 − 𝑅𝐷𝑆𝐻𝑉 · 𝐼𝐿𝑂𝐴𝐷  
𝑖𝐿𝑃𝐴𝑅(0) 0 𝐼𝐿𝑂𝐴𝐷 
 
the elements that do not suffer any change either in their voltages 
or currents during the stage. The schematics also highlight the 
current paths depending on the source that injects the current: 
Blue: current provided by the LV-FET driver. 
Green: current provided by the constant voltage source VA. 
Red: current provided by the inductive load. 
Purple: current provided by the constant voltage source VO. 
Orange: current provided by the discharge of a parasitic 
capacitor. 
Current paths printed as a dash line represent the path that 
carries a current level much lower than the current that flows 
through other paths of the same source (i.e. same color). It is 
important to note that a current represented as a dash line could 
be bigger than other represented as a continuous line which 
comes from a different source (i.e. different color).  
C. Turn-On Transition 
Before the turn-on, both MOSFETs are modelled as open 
circuits (expressions (13) and (14) should be applied) and the 
current of the inductive load (ILOAD) flows through the 
freewheeling diode D. Hence, its parasitic capacitance is 
discharged (15) and the voltage VO is blocked by the SJ-CC. The 
model of the turn-on divides the transition into five stages and it 
starts when the output voltage of the driver changes from low-
state to high-state. Therefore, (16) should be applied during all 
the turn-on transition. 
Stage I: LV-FET Delay Period (Fig. 2(b)). vGSLV raises 
because the driver charges CGSLV and discharges CDGLV. The 
small part of the current that flows through CDGLV also flows 
through CDSLV. However, vDSLV hardly raises due to the little 
magnitude of the current and, therefore, it can be modeled as a 
constant voltage source with a value equal to its initial voltage 
(17).  As a consequence, the variation of vGSHV is negligible and 
the current through LPAR is almost 0 (18). The stage ends when 
vGSLV reaches the threshold voltage (VLVTH) of the LV-FET. 
Stage II: Current Source at the LV-FET Channel (Fig. 2(c)). 
The LV-FET channel behaves as a current source that depends 
on vGSLV (19). As this voltage raises, the current increases. This 
current source discharges CDSLV while the voltage source VA 
starts to charge CGSHV. The rise of vGSHV is delayed with respect 
to the fall of vDSLV due to LPAR. Differently from the CCs 
composed of a WBG transistor as the HV switch [4]-[6], this 
delay is big enough to cause that the final event of this stage is 
the fully discharge of CDSLV. During this stage, most of the 
current delivered by the driver flows through CDGLV so vGSLV 
remains almost constant (the Miller Effect occurs at the LV-
FET). Unlike in standalone MOSFETs turn-on [8], vDSLV falls 
and iCHLV raises at the same time. It is important to note that 
CDGHV can only be considered to be clamped while the 
freewheeling diode D remains in conduction state by 
considering RGHV negligible (i.e. RGHV = 0). At this point, an 
argument about internal gate resistance at SJ-FET must be 
developed. If an external resistance is not placed, RGHV is equal 
to the internal gate resistance of the SJ-FET, and its value 
strongly depends on the architecture of the device (i.e. between 
0.2 Ω and 6 Ω [9]). Taking into account these values, if an 
external resistance is not placed, RGHV could be negligible for 
some SJ-FET architectures because (20) could be applied with 
no appreciable loss of accuracy. However, the model does not 
consider this simplification for the sake of being useful for 
different SJ-FET architectures. In order to reduce complexity, 
the explanation and the figures actually assume this 
simplification. Hence, the variation of the voltage of CGSHV also 
is reflected in CDSHV, which is charged by a small part of the 
current of the inductive load (see Fig. 5). The remaining part of 
ILOAD keeps flowing through the freewheeling diode. This 
reasoning also will be valid during stages III and IV. Moreover, 
as vDSLV falls, the voltage between the drain of the SJ-FET and 
the drain of the LV-FET rises (i.e. serial connection of CDSHV and 
LPAR). As was said before, the stage ends when vDSLV achieves 0 
V. 
Stage III: SJ-FET Delay Period (Fig. 2(d)). The LV-FET 
channel behaves as a resistance. In regular LV-FETs, this 
resistance is equal or lower than 20 mΩ. It can be considered a 
short circuit without appreciable loss of accuracy (21). Due to 
this, VA continues charging CGSHV, but now through a low 
resistive path (the current provided by VA is higher than in the 
previous stage) that is composed of RGHV and LPAR. The Miller 
effect at the LV-FET has finished and CGSLV and CDGLV are 
charged and discharged respectively as fast as RGLV allows. Due 
to the negligible on-resistance of the LV-FET channel, these 
charge and discharge are independent of the rest of the circuit. 
The stage ends when vGSHV reaches the threshold voltage (VHVTH) 
of the SJ-FET. 
  
𝑖𝐶𝐻𝐿𝑉(𝑡) = 0, (13)   
𝑖𝐶𝐻𝐻𝑉(𝑡) = 0, (14)   
𝑣𝐶𝐷(𝑡) = 0, (15)   
𝑣𝐷𝑅𝐼(𝑡) = 𝑉𝐷𝑅𝐼. (16)   
  
  
𝑣𝐷𝑆𝐿𝑉(𝑡) = 𝑉𝐴𝑉, (17)   
𝑖𝐿𝑃𝐴𝑅(𝑡) = 0. (18)   
  
  
𝑖𝐶𝐻𝐿𝑉(𝑡) = 𝑔𝑚𝐿𝑉 · (𝑣𝐺𝑆𝐿𝑉(𝑡) − 𝑉𝐿𝑉𝑇𝐻)
2, (19)    
𝑣𝐷𝐺𝐻𝑉(𝑡) = 𝑉𝑂 − 𝑉𝐴. (20)    
  
  
𝑣𝐷𝑆𝐿𝑉(𝑡) = 0. (21)   
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Fig. 3. Equivalent circuits during the turn-off transition: (a) stage I. (b) stage II. (c) stage III. (d) stage IV. (e) stage V. (f) stage VI. 
Stage IV: Current Source at the SJ-FET Channel (Fig. 2(e)). 
The SJ-FET channel is modelled as a current source that depends 
on vGSHV (22). The level of the current source comes from a part 
of the current of the inductive load and its magnitude increases 
as vGSHV raises. As iCHHV rises, the current through the 
freewheeling diode D falls. The stage ends when the whole drain 
current of the SJ-CC (iDSJCC) is equal to ILOAD. 
Stage V: Fall of the SJ-FET Drain to Source Voltage (Fig. 
2(f)). The SJ-FET channel is modelled as a current source that 
conducts ILOAD and an extra level of current caused by the 
discharge of CDSHV. The reverse recovery effect of the 
freewheeling diode occurs. Therefore, the SJ-FET channel also 
conducts the current that charges CD (expression (15) is not 
applied). In addition, CDGHV is not clamped during this stage. It 
starts to be discharged by a current provided by VA. This current 
also flows through the channel of the SJ-FET. During this stage, 
the current that flows through CGSHV is negligible. Hence, vGSHV 
remains almost constant. In other words, the Miller effect occurs 
at the SJ-FET. At this point, it is important to say that the gate 
resistance of the SJ-FET implies a limitation of the current 
delivered by VA. The lower value of RGHV, the less significant 
Miller effect. The stage ends when vDSSJCC is equal to ILOAD·RDSHV 
(being RDSHV the on-resistance of the SJ-FET). Note that the 
dependence of CDSHV and CDGHV with vDSHV should be applied in 
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𝑖𝐶𝐻𝐻𝑉(𝑡) = 𝑔𝑚𝐻𝑉 · (𝑣𝐺𝑆𝐻𝑉(𝑡) − 𝑉𝐻𝑉𝑇𝐻)
2. (22)   
  
this model for shaping the non-linearity of these capacitances 
during this stage. 
D. Turn-Off Transition 
Before the turn-off transition starts, the SJ-CC conducts all 
the current of the inductive load (23) while the diode D blocks 
VO - ILOAD·RDSHV. As was previously said, the LV-FET channel is 
modelled as a short circuit (21). In the case of the SJ-FET, its 
on-resistance (RDSHV) is not negligible. Hence, (24) should be 
applied. The transition starts when the output voltage of the 
driver changes from high-state to low-state and (25) should be 
applied during all the transition. The model divides this 
transition into six stages. 
Stage I: LV-FET Delay Period (Fig. 3(a)). CGSLV is 
discharged and injects current to the driver. A small part of ILOAD 
flows through CDGLV to compensate the fall of vGSLV. The stage 
ends when vGSLV reaches a value (vGSLVLIN) that provides that the 
LV-FET enters into linear region. Assuming negligible the 
current through CDGLV, vGSLVLIN can be obtained from (26). 
Stage II: Current Source at the LV-FET Channel (Fig. 3(b)). 
The LV-FET channel behaves as a current source that depends 
on vGSLV (27). As vGSLV continues falling, the conductive 
capability of the LV-FET channel decreases and is not able to 
conduct all the current provided by the inductive load. The 
remaining ILOAD charges CDSLV and discharges CGSHV. Moreover, 
other small part of ILOAD continues flowing through CDGLV in 
order to compensate the variations of vGSLV and vDSLV. The fall of 
vGSHV is delayed with respect to the rise of vDSLV due to LPAR. As 
a consequence, the magnitude of the current that flows through 
CDSLV during this stage is greater than the current that flows 
through CGSHV. In addition, the raise of vDSLV causes a partial 
discharge of CDSHV. Finally, other part of ILOAD charges CDGHV in 
order to compensate the variations of vGSHV and vDSHV. The stage 
ends when vGSLV achieves the threshold voltage of the LV-FET. 
Stage III: Open Circuit at the LV-FET Channel (Fig. 3(c)). 
The previous reasoning about ILOAD distribution is also valid 
during this stage. However, there are two differences. The first 
one is that there is no current flowing through the channel of the 
LV-FET because it is modelled as an open circuit (28). The 
second one is that the initial delay in the discharge of CGSHV with 
respect to the charge of CDSLV has expired and the magnitude of 
the currents that flow through both capacitances is similar. The 
stage ends when vGSHV falls to a value (vGSHVLIN) that causes that 
the SJ-FET enters into linear region. Assuming a negligible 
current through CDGHV and a negligible current provided by the 
discharge of CDSHV, vGSHVLIN can be obtained from (29). 
Stage IV: Current Source at the SJ-FET Channel (Fig. 3(d)). 
The current paths are similar to the previous stage. The main 
difference is regarding that the SJ-FET channel is not able to 
conduct all ILOAD because it behaves as a current source that 
depends on vGSHV (30). As this voltage falls, the current through 
the channel decreases. Due to this, most of the remaining current 
of ILOAD charges CDSHV and a lower part charges CDGHV. The sum 
of the currents that flow through CDSHV and through the SJ-FET 
channel is distributed between CGSHV, CDSLV and CDGLV. As in the 
previous stage, the magnitude of the currents that flow through 
CGSHV and CDSLV is similar while the magnitude of the current 
that flows through CDGLV is lower. The stage ends when vGSHV 
achieves the threshold voltage of the SJ-FET. 
Stage V: Open Circuit at the SJ-FET Channel (Fig. 3(e)). 
The current paths are similar to the previous stage, but now there 
is not current flowing through the SJ-FET channel because it is 
modelled as an open circuit (31). The stage ends when vDSLV 
achieves a value that causes that the LV-FET parasitic diode 
(DLV) achieves avalanche state. 
Stage VI: Remaining Charge of CDSHV and CDGHV (Fig. 3(f)). 
DLV remains in avalanche state conducting most of the current 
that comes from the CDSHV charge. DLV can be modelled as a 
constant voltage source with the capability of flowing current  
  
𝑖𝐷𝑆𝐽𝐶𝐶(𝑡) = 𝐼𝐿𝑂𝐴𝐷 , (23)   
𝑣𝐷𝑆𝐻𝑉(𝑡) = 𝑅𝐷𝑆𝐻𝑉 · 𝑖𝐶𝐻𝐻𝑉(𝑡), (24)   
𝑣𝐷𝑅𝐼(𝑡) = 0. (25)   
  
  
𝑔𝑚𝐿𝑉 · (𝑣𝐺𝑆𝐿𝑉𝐿𝐼𝑁 − 𝑉𝐿𝑉𝑇𝐻)
2 ≅ 𝐼𝐿𝑂𝐴𝐷 . (26)   
  
  
𝑖𝐶𝐻𝐿𝑉(𝑡) = 𝑔𝑚𝐿𝑉 · (𝑣𝐺𝑆𝐿𝑉(𝑡) − 𝑉𝐿𝑉𝑇𝐻)
2. (27)   
  
  
𝑖𝐶𝐻𝐿𝑉(𝑡) = 0, (28)   
𝑔𝑚𝐻𝑉 · (𝑣𝐺𝑆𝐻𝑉𝐿𝐼𝑁 − 𝑉𝐻𝑉𝑇𝐻)
2 ≅ 𝐼𝐿𝑂𝐴𝐷 . (29)   
  
  
𝑖𝐶𝐻𝐻𝑉(𝑡) = 𝑔𝑚𝐻𝑉 · (𝑣𝐺𝑆𝐻𝑉(𝑡) − 𝑉𝐻𝑉𝑇𝐻)
2. (30)   
  
  
𝑖𝐶𝐻𝐻𝑉(𝑡) = 0. (31)   
  
 
Fig. 4. 240W boost converter with a SJ-CC as the main switch. 
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Fig. 5. Comparison between experimental (blue line) and provided by the model (red line) waveforms during the turn-on and the turn-off. 
through it (32). The variation of the values of CDSHV and CDGHV 
versus vDSHV should be applied when vDSHV achieves the 
frontier. The stage ends when vDSSJCC achieves a value that 
forward biases the freewheeling diode (i.e. equal to VO plus 
the forward voltage drop of D). CGSHV can be considered to be 
clamped because vDSLV is a constant value during this stage. 
Hence, vGSHV is equal to (VA - VAV). However, overshooting 
voltage will appear once the stage ends and LPAR stops 
conducting current abruptly. 
III. EXPERIMENTAL VALIDATION 
In order to verify the model of the hard-switching process 
of the SJ-CC, the boost converter shown in Fig. 4 was built. 
vDSSJCC, iDSJCC, vDSLV and vGSLV were measured to compare 
experimental waveforms to the provided by the model. The 
input and output voltages of the converter are 100 V and 400 
V respectively, while the output power is 240 W. The 
switching frequency is 100 kHz and the boost prototype 
operates in continuous conduction mode with 1.8 A at the 
turn-on and 3 A at the turn-off. Both MOSFETs and the SiC 
Schotky diode are surface mounted devices in order to reduce 
the impact of the parasitic inductances. An SMD capacitor 
was added between the SJ-FET gate and the LV-FET source 
to stabilize VA. This voltage is obtained from the driver power 
supply. Taking into account the parasitic inductances 
introduced by the package of both MOSFETs and estimating 
the inductance introduced by the PCB, LPAR was fixed to 6 nH 
in the model. Regarding the commercial MOSFETs, the 650V 
SJ-FET has an on-resistance of 134 mΩ while the LV-FET 
has 8.1 mΩ. Moreover, VDRI and VA were set to 11 V. The 
confidentiality policy of the company that promotes this work 
does not allow to provide more information about the devices. 
Fig. 5 shows a comparison between the measured 
waveforms and the waveforms provided by the model during 
both transitions. It also includes the different stages detailed 
in sections II.C and II.D (identified as S1, S2, etc.). In 
general, the model achieves high accuracy, especially in the 
voltage waveforms. However, there are some differences that 
should be mentioned. The measured vGSLV and vDSLV shows 
some oscillations that do not appear in the waveforms of the 
model. This can be attributed to the parasitic inductances that 
exist at the gate connection and at the source connection of 
the LV-FET and at the gate connection of the SJ-FET. 
Regarding vDSSJCC, the measured and the estimated 
waveforms show the variation of dv/dt caused by the non-
linearity of CDSHV and CDGHV. In the case of the model, the 
step in the values of these capacitors shows a substantial 
change of dv/dt, especially during the turn-off.  
With respect of current waveforms, they show an 
acceptable accuracy during the turn-on. As was detailed in 
section II.C, during the stage II of the turn-on there is 
significant part of ILOAD that flows through CDSHV. 
Experimental reverse recovery charge (Qrr) of the SiC diode 
is a bit larger than the provided by the model. During the turn-
off, there is a high difference between the experimental and 
estimated di/dt. This is because D is modelled as an ideal 
diode and the parasitic inductances mentioned before and the 
inductance that appears between the SJ-FET drain and the 
diode anode are not considered. Therefore, iDSJCC shows a 
step in this transition. The cause of this step is that once the 
vDSSJCC is equal to VO plus the forward voltage drop of D, this 
diode starts to conduct instantaneously. It is important to note 
that iDSJCC is the sum of the currents that flow through CDSHV, 
through CDGHV and through the SJ-FET channel. The last one 
is the current that experience a progressive fall during the 
turn-off transition, but it can not be measured. 
IV. CONCLUSIONS 
A model that deeply explains the hard-switching 
behaviour of the SJ-CC is reported and experimentally proven 
in this paper. Existing models for SJ-FET in standalone 
configuration are not suitable for SJ-CC because they do not 
take into account the interaction between the LV-FET, the SJ-
FET and VA during switching transitions. Therefore, they can 
not predict some situations that only occur in the cascode 
configuration (i.e. the avalanche of the LV-FET during the 
turn-off, the less resistive gate path of the SJ-FET, the 
simultaneously rise of the channel current and fall of the drain 
to source voltage of the LV-FET during the turn-on, etc.). In 
addition, the model is based on important characteristics of the 
SJ-FET, like the high non-linearity of its drain to source and 
drain to gate capacitances with vDSHV, and some parasitic 
elements that have high impact on the switching process, like 
the inductance between the source of the SJ-FET and the drain 
of the LV-FET. As experimental waveforms show, the model 
achieves a high accuracy. 
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